














Abstract—Current   trends  in  circuit  simulation  technology 
suggest a strong movement towards software packages which 
promote   equation­defined   compact   semiconductor   device 
modeling and circuit  macromodeling.  Today,   the Verilog­A 
subset of the Verilog­AMS hardware description language is 
one   of   the   most   popular   choices   of   hardware   description 
language for model construction. The “Quite universal circuit 
simulator” (Qucs) is a GPL software package supporting the 
MOS­AK   Verilog­A   standardization   initiative.   This   paper 
outlines how equation centered modeling can act as a strong 
support vehicle for the construction of new device models and 
circuit   macromodels.   The   material   presented   in   the   text 
explores the relationship between device model specifications, 
equation­defined  devices  and  Verilog­A code generation.  A 
number of examples demonstrate the capabilities of the model 
construction   tools   implemented   by   the   Qucs   development 
team.
Index Terms—Quite   universal   circuit   simulator   (Qucs), 
equation­defined   device   modeling,   compact   semiconductor 
models, circuit macromodels, Verilog­A
I. INTRODUCTION
High   quality   models   are   an   essential   prerequisite   for 
accurate   circuit   simulation   of   established   and   emerging 
technology devices. Current trends in modeling [1] indicate a 
growing acceptance of the popular Verilog­A analogue subset 
of   the Verilog­AMS [2]  hardware  description  language as  a 
vehicle   for   specifying   and   interchanging   device   and   circuit 
models among commercial and GNU General Public License 
(GPL)   circuit   simulators.   In   the   past   semiconductor   device 
models were often released as C code source files compatible 
with   the   application  programming   interface  of   the  Berkeley 
SPICE   3   program   [3].   Hand­coding   of   circuit   simulation 





contrast   to   hand­coded   C,   Verilog­A   provides   a   highly 
expressive  standardized  hardware description language which 
embodies   features   for   the   automatic   generation   of   partial 
derivatives.  Once  written,  Verilog­A model  descriptions   are 
normally compiled to C or C++ code [4][5], and linked to a 
circuit simulator [6], or run as a “turn­key” application [7][8]. 
Traditional   circuit   macromodeling   [9]   adopts   a   different 
approach   where   a   subcircuit   is   used   to   represent   the 
connectivity  of   the   circuit  being  modeled.  The  body of   the 
subcircuit  being assembled from predefined  components  and 
user   defined   subcircuits,   whose   parameters   are   often 
represented   by   numerical   quantities   rather   than   non­linear 
algebraic equations.  The SPICE 3 type B controlled sources 
being an exception. Macromodeling supports both functional 
modeling   and   interactive   testing  without   the   need   for   code 
compilation   and   linking,  making   the   technique   particularly 
suitable for model developers who do not have a specialized 
knowledge  of   simulator   application  programming   interfaces. 
This   paper   presents   a   unified   modeling   approach   for   the 
construction   of   compact   semiconductor   device  models   and 
circuit   macromodels   which   retains   the   best   features   of 
interactive   subcircuit   macromodeling   while   promoting   a 
straight   forward   procedure   for   the   generation   of   high 
performance   Verilog­A   analogue   code.   The   paper   also 
introduces the concept of equation­defined quantity modeling, 
which   in   this   context   is   used   to   indicate   that   the   central 
elements   in   the  main  body  of   a  device  model,   or   a   circuit 
macromodel,   are  physical  quantities  expressed  as  non­linear 
algebraic equations rather than simple numerical values. This 
approach   to   modeling   is   radically   different   to   traditional 
macromodeling   where   groups   of   conventional   electrical 
components   are   connected   to   model   specific   electrical 
functions   in   each  of   the   simulation  domains.  The  proposed 
equation­defined  modeling   technique   has   been   implemented 
and   tested   using   the   GPL   “Quite   universal   circuit 
simulator”   (Qucs)   [10].   The   structure   and   properties   of   a 
number   of   fundamental   non­linear   equation­defined 
components   are   also   described   in   the   text   and   their 
performance   demonstrated   using   a   floating­gate   nMOS 
synapse transistor example.
II. MODELLING WITH  QUCS EQUATION DEFINED DEVICES
The   Qucs   equation­defined   device   (EDD)   [11]   is   a 
universal   quantity   element   formed   from   one   to   eight   two 
terminal components where individual branch currents, within 
a   single  EDD,   can   be   algebraic   functions   of   EDD  branch 
voltages. Similarly, individual branch charges can be algebraic 
functions  of  both EDD branch  voltages  and currents.  These 
current and charge quantities are given by (1) to (3).
I=I V  ,g= dIdV ,                                (1)




dQ  I 
dI ⋅g .                  (3)
Where  g  is   the   branch   admittance   and  C  is   the   branch 
capacitance.   EDD   current   and   charge   equations   can   be 
composed   from   constants   and   variables   defined   in   Qucs 
equation   blocks   [12],   subcircuit   parameters,   EDD   branch 
voltages   and   currents   (charge   equations   only),   and   the 
operators   and   functions   defined   in   the  Verilog­A   analogue 
subset   of   Verilog­AMS.   Similar   to   Verilog­A,   Qucs   EDD 
conditional   branch   current   and   charge   equations   can   be 
selected by if­then­else statements written in the style of the C 
language   ternary   operator   (?:)   syntax.   The   EDD   equation­




of   the  voltages   applied   to   the  EDD  terminals   connected   to 
branches two to eight. EDD branches with current set at zero 





equation­defined   quantity   block   structures   and   the 
corresponding Verilog­A code. The EDD structures in Fig. 1 
represent the simplest quantity elements. Other combinations, 
with   different   numbers   of   current   or   charge   equations   and 
voltage  probes,  within  a   single  EDD are  perfectly  possible, 
yielding   a   range   of   network   functions   of   which   the  most 
significant   are   noise   free   resistance,   current   to   voltage 
conversion, and shot and flicker noise current generation when 
an   EDD   is   combined   with   noise   voltage   source   [13]. 
Combinations   of   such   EDD   blocks   provide   most   of   the 
additional functionality needed to model a high percentage of 







are   shown   as   separate   items   the   Qucs   equation­defined 
modeling technique naturally proceeds in a top­down fashion 








is   drawn  with   signal   connection   pins   and   a   default  model 
parameter   list.   The   next   step   in   the   model   development 
sequence involves drawing a second schematic composed of 
EDD   current   and   charge   equation­defined   blocks   which 
represents the body of a model. Interactive testing of the model 
follows,   allowing   a   full   evaluation   of  model   function.   On 
satisfactory completion of the testing phase the Verilog­A code 
for  a  Qucs equation­defined  quantity  model   is  generated  by 
inspection   of   the   model   symbol   and   the   body   schematic, 
simultaneously entering the Verilog­A code for each item in 
the   various   sections   indicated   as   comments   (lines   starting 
with //) in the Verilog­A template given in Fig. 2. 
IV. A LONG CHANNEL EPFL­EKV NMOS TRANSISTOR MODEL
Fig.  3   lists   the   fundamental   dc   and  charge   equations   for   a 
simplified long channel EPFL­EKV nMOS model [15], where 
VGprime   is   the   effective  gate  voltage,  VP  is   the  pinch­off 
voltage,  n   is   the   slope   factor,  BETA  is  a   transconductance 





PHI   the   bulk   Fermi   potential,   GAMMA   the   body   effect 
parameter,  THETA the mobility reduction coefficient,  KP a 
transconductance   parameter,   W   the   channel   width,   L   the 
channel length, COX the gate oxide capacitance per unit area 










8.  The dynamic charge  properties  of   the nMOS EPFL­EKV 





QS/QD.  Fig.  6   lists   the Verilog­A code generated  from the 
EDD equation­defined quantity modeling illustrated in Figs. 4 





consists   of   two  EPFL­EKV  long  channel  nMOS  transistors 




the   floating­gate   is   set  by  Fowler­Nordheim  tunneling   [16]. 
EDD D1 models this process, setting the tunneling current as a 
function of   the voltage  applied  to   the  nMOS transistor  gate 
oxide.   This   example   demonstrates   the   power   of   the   Qucs 
modeling tools. The currently implemented modeling facilities 




making  model   development   a   fast   and   productive   activity. 
These innovative capabilities coupled with the extensive post­
simulation data processing features implemented in the latest 
Qucs   release   support   easy   access   to   the   inner  workings   of 
models,   allowing  extraction  of  circuit   signals   and  equation­
defined quantity values during simulation. The waveform plots 






particularly   for   constructing  behavioural  models  of  compact 
semiconductor  devices   and   integrated   circuits.  Conventional 
macromodeling   does   have   a   number   of   fundamental 
weaknesses however, including limitations imposed by the lack 
of   non­linear   equation­defined   components,   and   the   slow 
simulation   speed   of   macromodels.   Hardware   description 
languages  address  directly   the question of  model   simulation 
speed, often yielding orders of magnitude improvement after 




application   programming   interfaces.   The   Qucs   equation­
defined quantity modeling technique introduced in this paper 
attempts to combine the best features of macromodeling and 
compact   semiconductor  model  development  with  high   level 
hardware description languages. By adding multi­terminal non­
linear   equation­defined   components   to   macromodeling   it 
becomes possible to interactively construct and test simulation 
models  whose   properties   translate   directly   and   simply   to 
Verilog­A.  Moreover,   interactive  performance   testing   at   the 
macromodeling   stage   of   a  model   design   cycle   significantly 
improves the reliability of the resulting Verilog­A code. The 
Qucs   equation­defined  quantity   approach   to   compact  device 
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Figure 7. nMOS floating gate synapse transistor : (a) macromodel, (b) symbol 
and test circuit 
Figure 8. Tunneling current, floating gate 
voltage and source current plots
